The Catapult HLS application is designed to create SoC projects at the ANSI C++ and SystemC standard description level and then implement them at the RTL level.
Catapult HLS performs automatic RTL synthesis based on a high-level description, which significantly simplifies and speeds up the design process and allows to obtain correct RTL code, reducing the subsequent cost of its verification. Catapult HLS also has built-in formal expression control in C/C++ and SystemC, which allows to verify the source code before passing it to the synthesis stage.
A built-in power consumption optimisation mechanism significantly reduces power consumption in dynamic object mode. A highly interactive interface ensures full transparency and controllability of the synthesis process, allowing you to quickly produce RTL code optimised for performance, power consumption and chip area.
Based on a standard high-level C/C++/SystemC project description, it automatically synthesises optimised RTL code, significantly reducing design time and functional verification.
Catapult HLS implements the following verification procedures:
The only solution in the industry that enables power optimisation at system level. Using unique system level power analysis and optimisation technology, it provides the ability to select a low power option without compromising on performance or footprint.