FormalPro is designed to check functional equivalence between different levels of ASIC or FPGA design, ensuring that logic synthesis, optimization and other transformations have not changed the functional behavior of the design.

FormalPro uses advanced formal verification algorithms to exhaustively prove equivalence between RTL, gate-level netlist and other design representations without requiring test vectors.